



Form PTO-1449 (Modified)		Atty D cket N .: P12759C		Serial No.: 10/618,226	
List of Patents and Publications Statement (Use several sheets if necessary)				Applicant: Robert Chau et al.	
				Filing Date: July 11, 2003	



REFERENCE DESIGNATION						
Examiner Initials	Document No.	Document No.	Patent Documents	Class	Sub-Class	Filing date if appropriate
~	AA	6,121,094	Gardner et al.	438	287	
~	AB	6,436,777	Ota	438	305	
~	AC	6,514,828	Ahn et al.	438	297	
~	AD	6,617,209	Chau et al.	438	240	
~	AE	6,617,210	Chau et al.	438	240	
~	AF	US2002/0197790	Kizilyalli et al.	438	240	
~	AG	US2003/0045080	Visokay et al.	438	591	
	AH					
	AI					
	AJ					
	AK					
	AL					
	AM					
	AN					
	AO					
	AP					

FOREIGN PATENT DOCUMENTS							
No.	Document No.	Date	Country	Class	Sub-Class	Translation	
	AQ						
	AR						
	AS						
	AT						
	AU						

OTHER ART (Including Author, Title, Date, Pertinent Pages, etc.)		
~	AV	Polishchuk et al., "Dual Workfunction CMOS Gate Technology Based on Metal Interdiffusion," www.eesc.berkeley.edu , 1 page.
	AW	
	AX	
	AY	
	AZ	

Examiner 	Date Considered 4/15/04
--	-------------------------

EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

[illegible][illegible]

*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

(use as many sheets as necessary)

Application Number	Not yet assigned 10/618, 226
Filing Date	Herewith 7/11/03
First Named Inventor:	Robert Chau et al.
Group Art Unit	Not yet assigned 2813
Examiner Name	Not yet assigned TACK CHEN
Attorney Docket Number	042390P12759C

Sheet 1 of 2

[illegible][illegible]

4115/OK

Burden Hour Statement: This form is estimated to take 2.0 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, Patent and Trademark Office, Washington, DC 20231. **DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.**

INFORMATION DISCLOSURE STATEMENT BY APPLICANT

Complete if Known

Application Number	Not yet assigned 19618,226
Filing Date	Herewith 7/11/03
First Named Inventor:	Robert Chau et al.
Group Art Unit	Not yet assigned 2813
Examiner Name	Not yet assigned TACK CHEN
Attorney Docket Number	042390P12759C

Sheet	2	of	2
-------	---	----	---

Examiner
Initials*

Cite
No¹

Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s), publisher, city and/or country where published

 T^2

Douglas Barlage et al., "High-Frequency Response of 100nm Integrated CMOS Transistor with High-K Gate Dielectrics", IEEE 2001

Robert Chau et al., "A 50nm Depleted-Substrate CMOS Transistor (DST), IEEE 2001

**Examiner
Signature**

Date
Considered

4/15/04

Burden Hour Statement: This form is estimated to take 2.0 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, Patent and Trademark Office, Washington, DC 20231. **DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO:** Assistant Commissioner for Patents, Washington, DC 20231.